Commit Graph

5 Commits

Author SHA1 Message Date
m3ultra
7860148eb2 spconv Metal kernel (opt-in) + fix vertex baker scheduler fallthrough
Some checks are pending
CodeQL Advanced / Analyze (${{ matrix.language }}) (none, c-cpp) (push) Waiting to run
CodeQL Advanced / Analyze (${{ matrix.language }}) (none, python) (push) Waiting to run
- sparse_conv_metal: fused gather-GEMM kernel, parity 8e-4 vs stock;
  honest verdict: stock chunking already bounds memory at decoder scale
  (1.97GB synthetic peak) and beats the scalar kernel on speed — kept as
  TRELLIS2_METAL_SPCONV=1 opt-in + upstream reference, NOT default.
- _attempt_schedule: preferred=vertex now runs the vertex baker (was
  silently falling through to the 5h+ pure-python kdtree grind).

Co-Authored-By: Claude Fable 5 <noreply@anthropic.com>
2026-07-20 03:37:20 +10:00
m3ultra
fa972aa345 mlx_backend: pure-MLX FlowEuler+CFG(+interval) sampler loop
Some checks are pending
CodeQL Advanced / Analyze (${{ matrix.language }}) (none, c-cpp) (push) Waiting to run
CodeQL Advanced / Analyze (${{ matrix.language }}) (none, python) (push) Waiting to run
Replaces the torch CPU sampler + per-forward adapter bounces: one
conversion per stage boundary, batched dense CFG, once-per-stage
concat_cond, one eval/step. Env-gated (TRELLIS2_MLX_SAMPLER=0 reverts;
TRELLIS2_MLX_COMPILE=1 compiles the step forward). Parity: raw mesh
within 0.03% of torch-sampler baseline at seed 42. Sampling 56.8->54.4s
(m3ultra) — honest ~4%; the win is architectural (stable shapes for
compile, no host round-trips) not headline speed.

Co-Authored-By: Claude Fable 5 <noreply@anthropic.com>
2026-07-20 03:01:57 +10:00
Jourloy
f59e6e5981 feat: add native Apple Silicon asset pipeline 2026-07-17 09:21:34 +03:00
Pedro Augusto
d15e6de829 inline env defaults in api_server, remove start script, drop intermediate mx.eval syncs 2026-07-17 07:51:05 +03:00
Pedro Augusto
9cd27537d9 add mlx backend for apple silicon with metal gpu acceleration 2026-07-17 07:51:05 +03:00