diff --git a/BENCHMARKS.md b/BENCHMARKS.md
index a88ddfa..7e293f8 100644
--- a/BENCHMARKS.md
+++ b/BENCHMARKS.md
@@ -168,3 +168,12 @@ Verdicts:
 - **head_dim pad-to-64 matters MOST on newest chips** (M5 4.7×!, M4-class ~1.3-1.6×, M3 Ultra 1.5×) and ~zero on M1-class (no fused fast path there anyway — matches the corridorkey ablation).
 - Fleet total ≈ 59 TFLOPS fp16; the two Ultras are 2/3 of it. TRELLIS.2-MLX lane assignment: m3ultra primary, ultra second (fp16), M4 Pro light ops.
 - Probe script: reusable one-liner via `uv run --with mlx` — mlxprobe.py (this bench).
+
+Addendum (same day) — m1max studio joins the matrix (login `studio@100.92.78.24`;
+the fleet doc's `m1max@` user and "disk-critical" note are both stale — 170GB free):
+
+| M1MAX | M1 Max | 32 | 7.09 | 6.04 | 336 | 1.22× |
+
+Notable: 2nd-best bandwidth in the fleet (336 GB/s > M4 Pro's 225) despite mid-pack
+compute — good fit for memory-bound MLX work (VAE decode, big-tensor elementwise).
+Fleet total ≈ 66 TFLOPS fp16 across 7 machines.