Go to file
2026-07-17 12:22:13 +10:00
docs Lane B: tick Lane B done, session-5 completion summary + Lane C handoff 2026-07-17 10:42:28 +10:00
engine_patches Lane B / session-5 item 5: pose_engine.py — SKEL BVH + sidecar (B2) + jitter (B3) 2026-07-17 10:41:08 +10:00
spec Lane B / session-5 item 5: pose_engine.py — SKEL BVH + sidecar (B2) + jitter (B3) 2026-07-17 10:41:08 +10:00
.gitignore Lane B: resolve decision gate -> Path B (local HSMR/SKEL, accept NC risk) 2026-07-17 02:25:55 +10:00
CLAUDE.md Lane 0: bootstrap MOCAPGOD 2026-07-17 00:40:26 +10:00
ingest.py Lane B / session-5 item 3: default ingest to local queue/ on ultra 2026-07-17 10:02:16 +10:00
PLAN.md Lane B / session-5 item 4: treaty amendment — required root_space sidecar field 2026-07-17 10:02:53 +10:00
pose_engine.py Lane B / session-5 item 5: pose_engine.py — SKEL BVH + sidecar (B2) + jitter (B3) 2026-07-17 10:41:08 +10:00
PROGRESS.md Review #2: lanes B-D verified independently (E2E green); FBX take-name bug + Blender5 cross-repo debt logged 2026-07-17 12:22:13 +10:00
setup_hsmr.sh Lane B / session-5 item 1: durable-ize the ARM engine fixes into git 2026-07-17 09:34:39 +10:00